

PD-91883

IR2113L6 HIGH AND LOW SIDE DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +600V

 Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout for both channels
- Separate logic supply range from 5 to 20V Logic and power ground ±5V offset
- CMOS Schmitt-triggered inputs with pull-down
- Cycle by cycle edge-triggered shutdown logic
- Matched propagation delay for both channels
- Outputs in phase with inputs

Product Summary

Voffset	600V max.
I _O +/-	2A / 2A
V _{OUT}	10 - 20V
ton/off (typ.)	120 & 94 ns
Delay Matching	10 ns

Description

The IR2113L6 is a high voltage, high speed power MOSFET and IGBT driver with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL outputs. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 volts.

Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Symbol	Parameter	Min.	Max.	Units
V _B	High Side Floating Supply Absolute Voltage	-0.5	V _S + 20	
Vs	High Side Floating Supply Offset Voltage	_	600	
VHO	High Side Output Voltage	Vs -0.5	V _B + 0.5	.,
V _{CC}	Low Side Fixed Supply Voltage	-0.5	20	V
V _{LO}	Low Side Output Voltage	-0.5	V _{CC} + 0.5	
V_{DD}	Logic Supply Voltage	-0.5	V _{SS} + 20	
V _{SS}	Logic Supply Offset Voltage	V _{CC} - 20	V _{CC} + 0.5	
V _{IN}	Logic Input Voltage (HIN, LIN & SD)	V _{SS} - 0.5	V _{DD} + 0.5	
dVs/dt	Allowable Offset Supply Voltage Transient (Fig. 16)	_	50	V/ns
PD	Package Power Dissipation @ T _A ≤ = 25°C (Fig. 19)	_	1.6	W
R _{thJA}	Thermal Resistance, Junction to Ambient	_	75	°C/W
Tj	Junction Temperature	-55	125	
TS	Storage Temperature		150	°C
TL	Package Mounting Surface Temperature		300	
	Weight	1.5 (t	g	

Recommended Operating Conditions

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S and V_{SS} offset ratings are tested with all supplies biased at 15V differential. Typical ratings at other bias conditions are shown in Figures 36 and 37.


Symbol	Parameter	Min.	Max.	Units
VB	High Side Floating Supply Absolute Voltage	Vs + 10	Vs + 20	
Vs	High Side Floating Supply Offset Voltage	-4	600	
VHO	High Side Output Voltage	٧s	VB	
Vcc	Low Side Fixed Supply Voltage	10	20	V
VLO	Low Side Output Voltage	0	Vcc	
VDD	Logic Supply Voltage	Vss + 5	Vss + 20	
Vss	Logic Supply Offset Voltage	-5	5	
VIN	Logic Input Voltage (HIN, LIN & SD)	Vss	VDD	

Dynamic Electrical Characteristics

 V_{BIAS} (V_{CC} , V_{BS} , V_{DD}) = 15V, and V_{SS} = COM unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figure 3.

					Tj = -55 to 125°C			
	Parameter	Min	Тур.	Max.	Min.	Max	Units	Test Conditions
ton	Turn-On Propagation Delay	_	120	150		260		V _S = 0V
t _{off}	Turn-Off Propagation Delay	—	94	125	_	220		V _S = 600V
t _{sd}	Shutdown Propagation Delay	_	110	140	_	235	ns	V _S = 600V
t _r	Turn-On Rise Time	—	25	35	_	50		C _L = 1000pf
t _f	Turn-Off Fall Time	_	17	25	_	40		C _L = 1000pf
Mt	Delay Matching, HS & LS Turn-On/Off	_	_	10	_	_		Hton-Lton / Htoff-Ltoff

Typical Connection



Static Electrical Characteristics

 V_{BIAS} (VCC, VBS, VDD) = 15V, TA = 25°C and VSS = COM unless otherwise specified. The V_{IN}, V_{TH} and I_{IN} parameters are referenced to VSS and are applicable to all three logic input leads: HIN, LIN and SD. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

		Tj = 25°C		Tj = -55 to 125°C				
Symbol	Parameter	Min	Тур.	Max.	Min.	Max	Units	Test Conditions
VIH	Logic "1" Input Voltage	9.5	_	_	10	_		V _{DD} = 15V
V_{IL}	Logic "0" Input Voltage	_	_	6.0	_	5.7		$V_{DD} = 15V$
V _{OH}	High Level Output Voltage, VBIAS - VO	_	0.7	1.2	_	1.5	V	$V_{IN} = V_{IH}$, $I_O = 0A$
V _{OL}	Low Level Output Voltage, VO	_	_	0.1	_	0.1		$V_{IN} = V_{IH}$, $I_O = 0A$
I _{LK}	Offset Supply Leakage Current	_	_	50	_	250		$V_{B} = V_{S} = 600V$
I _{QBS}	Quiescent V _{BS} Supply Current	_	125	230	_	500		V _{IN} = 0V or VDD
lacc	Quiescent V _{CC} Supply Current	_	180	340	_	600	μΑ	V _{IN} = 0V or VDD
IQDD	Quiescent V _{DD} Supply Current	_	5.0	30	_	60	μ, .	V _{IN} = 0 or VDD
I _{IN+}	Logic "1" Input Bias Current	_	15	40	_	70		V _{IN} = VDD
I _{IN-}	Logic "0" Input Bias Current	_	_	1.0	_	10		V _{IN} = 0V
V _{BSUV+}	V _{BS} Supply Undervoltage Positive Going Threshold	7.5	8.6	9.7	_	_		
V _{BSUV} -	V _{BS} Supply Undervoltage Negative Going Threshold	7.0	8.2	9.4	_	_	V	
VCCUV+	V _{CC} Supply Undervoltage Positive Going Threshold	7.4	8.5	9.6	_	_	V	
V _{CCUV} -	V _{CC} Supply Undervoltage Negative Going Threshold	7.0	8.2	9.4	_	_		
I _{O+}	Output High Short Circuit Pulsed Current	2.0	_	_			Α	$V_O = 0V$, $V_{IN} = VDD$ $PW < = 10\mu$ S
l _O -	Output Low Short Circuit Pulsed Current	2.0	_	_	_	_	Α .	$V_{O} = 15V, V_{IN} = 0V$ $PW < = 10\mu S$

International IOR Rectifier




Figure 1. Input/Output Timing Diagram




Figure 2. Floating Supply Voltage Transient Test Circuit




Figure 3. Switching Time Test Circuit




Figure 4. Switching Time Waveform Definition




Figure 3. Shutdown Waveform Definitions




Figure 6. Delay Matching Waveform Definitions




Figure 7A. Turn-On Time vs. Temperature




Figure 7B. Turn-On Time vs. Voltage




Figure 8A. Turn-Off Time vs. Temperature




Figure 8B. Turn-Off Time vs. Voltage




Figure 9A. Shutdown Time vs. Temperature




Figure 9B. Shutdown Time vs. Voltage

International **TOR** Rectifier




Figure 10A. Turn-On Rise Time vs. Temperature




Figure 10B. Turn-On Rise Time vs. Voltage




Figure 11A. Turn-Off Fall Time vs. Temperature




Figure 11B. Turn-Off Fall Time vs. Voltage




Figure 12A. Logic "1" Input Threshold vs. Temperature




Figure 12B. Logic "1" Input Threshold vs. Voltage




Figure 13A. Logic "0" Input Threshold vs. Tempera-




Figure 13B. Logic "0" Input Threshold vs. Voltage




Figure 14A. High Level Output vs. Temperature




Figure 14B. High Level Output vs. Voltage




Figure 15A. Low Level Output vs. Temperature




Figure 15B. Low Level Output vs. Voltage

International

TOR Rectifier




Figure 16A. Offset Supply Current vs. Temperature




Figure 16B. Offset Supply Current vs. Voltage




Figure 17A. V_{BS} Supply Current vs. Temperature




Figure 17B. V_{BS} Supply Current vs. Voltage




Figure 18A. Vcc Supply Current vs. Temperature




Figure 18B. Vcc Supply Current vs. Voltage




Figure 19A. V_{DD} Supply Current vs. Temperature




Figure 19B. V_{DD} Supply Current vs. Voltage




Figure 20A. Logic "1" Input Current vs. Temperature




Figure 20B. Logic "1" Input Current vs. Voltage




Figure 21A. Logic "0" Input Current vs. Temperature




Figure 21B. Logic "0" Input Current vs. Voltage

International TOR Rectifier




Figure 22. V_{BS} Undervoltage (+) vs. Temperature




Figure 23. V_{BS} Undervoltage (-) vs. Temperature




Figure 24. Vcc Undervoltage (+) vs. Temperature




Figure 25. Vcc Undervoltage (-) vs. Temperature




Figure 26A. Output Source Current vs. Temperature




Figure 26B. Output Source Current vs. Voltage

International TOR Rectifier

IR2113L6




Figure 27A. Output Sink Current vs. Temperature




Figure 27B. Output Sink Current vs. Voltage




Figure 28. IR2110 T_J vs. Frequency (IRFBC20) $R_{GATE} = 33\Omega, V_{CC} = 15V$




Figure 29. IR2110 T_J vs. Frequency (IRFBC30) $R_{GATE} = 22\Omega, V_{CC} = 15V$




Figure 30. IR2110 T_J vs. Frequency (IRFBC40) $R_{GATE} = 15\Omega, Vcc = 15V$




Figure 31. IR2110 T_J vs. Frequency (IRFPE50) $R_{GATE} = 10\Omega, V_{CC} = 15V$

International **IOR** Rectifier




Figure 32. IR2110S T_J vs. Frequency (IRFBC20) $R_{GATE} = 33\Omega, V_{CC} = 15V$




Figure 33. IR2110S T_J vs. Frequency (IRFBC30) $R_{GATE} = 22\Omega, V_{CC} = 15V$




Figure 34. IR2110S T_J vs. Frequency (IRFBC40) $R_{GATE} = 15\Omega, V_{CC} = 15V$




Figure 35. IR2110S T_J vs. Frequency (IRFPE50) $R_{GATE} = 10\Omega, V_{CC} = 15V$




Figure 36. Maximum Vs Negative Offset vs. VBS Supply Voltage





Figure 37. Maximum Vss Positive Offset vs. Vcc Supply Voltage

International

IOR Rectifier Functional Block Diagram




Lead Definitions


Lead			
Symbol	Description		
V _{DD}	Logic supply		
HIN	Logic input for high side gate driver output (HO), in phase		
SD	Logic input for shutdown		
LIN	Logic input for low side gate driver output (LO), in phase		
Vss	Logic ground		
VB	High side floating supply		
НО	High side gate drive output		
Vs	High side floating supply return		
Vcc	Low side supply		
LO	Low side gate drive output		
COM	Low side return		


International


TOR Rectifier


Case Outline and Dimensions — MO-036AB











NOTES:

- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MO-036AB.
- MEASURED WITH THE LEADS CONSTRAINED TO BE PERPENDICULAR TO DATUM PLANE C.

Internationa TOR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331 IR GREAT BRITAIN: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020 IR CANADA: 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200 IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086
IR SOUTHEAST ASIA: 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 221 8371
IR TAIWAN:16 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673, Taiwan Tel: 886-2-2377-9936
http://www.irf.com/ Data and specifications subject to change without notice. 4/99